Date: 12/07/2011

imec stacks DRAM over logic chip and connects them by TSV and micro conducting bumps

Imec has announced along with its 3D integration partners it has designed 3D semiconductor IC where DRAM chip is stacked over a logic IC for use in low-power mobile devices. Imec said it has used 3D EDA (electronic design automation) chip design software tools including thermal models, which have proven to be valuable means to design next-generation 3D stacked semiconductor ICs.

The 3D stack resembles as close as possible to future commercial chips. It consists of imec's proprietary logic CMOS IC on top of which a commercial DRAM is stacked using through-silicon vias (TSVs) and micro-bumps. Heaters were integrated to test the impact of hotspot on DRAM refresh times. And, the chip contains test structures for monitoring thermo-mechanical stress in a 3D stack, ESD (electro-static discharge) hazards, electrical characteristics of TSVs and micro-bumps, fault models for TSVs, etc.

The highlights of its technology achievemet shared by imec includes:

Imec's 3D integrated DRAM-on-logic demonstrator showed that a minimum die thickness of 50µm is required to deal with local hot spots on the logic die, which are generated by local power dissipation. Due to the strongly reduced lateral heat spreading capability of thin die, these hot spots are higher in temperature and more confined if the die thickness is reduced.

The hot spots on the logic die cause local temperature increases in the memory die. This may cause a reduction in retention time of the DRAM devices. However, imec's 3D stacked demonstrator has proven that the DRAM may not be thermally isolated from the logic die since the DRAM die also acts as an effective heat spreader for the logic die. As such the intensity of the hot spot is reduced and thereby the temperature rise in the DRAM device is strongly limited.

The results of the various experiments allowed us to calibrate our thermal models, which are implemented in 3D EDA tools. They have proven to be valuable means to design next-generation 3D stacked ICs. The design of the 3D chip is realized together with many players in the 3D integration supply chain.

"We are excited to achieve this milestone in collaboration with our 3D integration partners including memory suppliers and IC manufacturers. This test-chip and our 3D design tools and thermal models are an important step for the introduction of 3D technology in DRAM-on-logic for mobile applications;" said Luc Van den hove, president and CEO Imec. "To boost the performance towards high-end applications, Imec will set up a cooling research program."

imec's key partners in its core CMOS programs include Globalfoundries, INTEL, Micron, Panasonic, Samsung, TSMC, Fujitsu, Sony, Amkor and Qualcomm.