Date: 14/03/2012

Riviera-PRO from Aldec enhanced for complex FPGA & ASIC coding

The latest version of mixed-language verification tool, Riviera-PRO from Aldec supports verification methodologies for complex FPGAs and those migrating to ASICs.

New to version 2012.02 of Riviera-PRO are support for the verification environments constructed with the Universal Verification Methodology (UVM) class library and new SystemVerilog IEEE 1800-2009 and VHDL IEEE 1076-2008 constructs. Now Riviera-PRO can be a right platform for Open Source VHDL Verification Methodology (OS-VVM).

With release version 2012.02 it is now possible to log class objects and display them in Riviera-PRO's Waveform Viewer.

Shipping with UVM 1.1a - i.e. the latest version of the industry-standard SystemVerilog-based verification library - Riviera-PRO 2012.02 product release features multi-threaded SystemVerilog compilation (which is circa 25% faster on a typical UVM-based testbench) reduced compiler 'noise' (to ensure clean and concise logs) and new environment variables that facilitate the use of the UVM library itself and make scripting much easier.

Regarding languages, this product release enables a number of new constructs for:
SystemVerilog - constructs such as forward typedef, extern module declarations and dynamic arrays in constraint blocks;
SystemVerilog Assertions (SVA) - constructs such as multi-clocked properties and sequences, so a great benefit to engineers working on multiple clock domain designs; and
VHDL - constructs such as the 'force' and 'release' signal assignment statements.

Riviera-PRO release version 2012.02 also delivers enhancements to the tool's HDL Editor and Waveform Viewer.

For further information about Riviera-PRO release version 2012.02, including tutorials, downloads, and a What's New presentation, please visit http://www.aldec.com/products/riviera-pro.